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(57) ABSTRACT 
Example embodiments of the invention may provide systems 
and methods for a power amplifier. The systems and methods 
may include a first common-source device having a first 
source, a first gate, a first drain, and a first body, where the first 
source is connected to the first body, and wherein the first gate 
is connected to an input port. The systems and methods may 
further include a second common-gate device having a sec-
ond source, a second gate, a second drain, and a second body, 
where the second source is connected to the first drain, where 
the second source is further connected to the second body, and 
where the second drain is connected to an output port. 
16 Claims, 8 Drawing Sheets 
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SYSTEMS AND METHODS FOR CASCO DE 
SWITCHING POWER AMPLIFIERS 
FIELD OF INVENTION 
Embodiments of the invention relate generally to cascade 
power amplifiers. 
2 
FIG. 1 is a block diagram for a power transmitter system 
including a switching power amplifier, according to an 
example embodiment of the invention. 
FIG. 2 is a schematic diagram of a BS-CMOS cascade 
switching power amplifier system with impedance transfor-
mation network, according to an example embodiment of the 
invention. 
BACKGROUND OF THE INVENTION 
FIG. 3 is a schematic diagram of an example CMOS BS-
cascode class-E power amplifier system, according to an 
10 example embodiment of the invention. 
FIG. 4 is an equivalent circuit model of an example CMOS 
BS-cascade class-E power amplifier system, according to an 
example embodiment of the invention. 
Power amplifiers (PAs) may be utilized in radio front-ends 
and other wireless devices/applications. Because these PA 
consume a large amount of power, it may be desirable to 
utilize a PA with high efficiency. However, designing PAs 
such as complementary metal oxide semiconductor (CMOS) 
PAs with high efficiency andhigh output power is a challeng-
ing task. Accordingly, there is a need for high power, high 
efficiency power amplifiers. 
FIG. 5 is a schematic diagram of an example CMOS BG-
15 cascade class-E power amplifier system, according to an 
example embodiment of the invention. 
BRIEF SUMMARY OF THE INVENTION 20 
FIG. 6 is an equivalent circuit model of an example CMOS 
BG-cascade class-E power amplifier system, according to an 
example embodiment of the invention. 
FIG. 7 is the voltage waveforms at the drain and source of 
the common-gate device and the gate-to-source voltage VGs 
of the common-gate device, according to an example embodi-
ment of the invention. 
FIG. 8 is a graph of example measurement results of a 
25 BS-cascade power amplifier structure in accordance with an 
example embodiment of the invention. 
Example embodiments may be directed to a high efficiency 
power amplifier such as a high efficiency complementary 
metal oxide semiconductor (CMOS) cascade switching 
power amplifier. A high efficiency amplifier in accordance 
with an example embodiment of the invention may include 
CMOS cascade devices and load networks. According to the 
example CMOS cascade structure, a body of common-gate 
device may be tied to the source of common-gate device 
30 (BS-cascade). In an OFF state, the amount ofleakage current 
flowing through the common-gate device may be relatively 
small. Therefore, the BS-cascade structure may minimize the 
power loss due to leakage current in subthreshold/weak inver-
sion region in the CMOS cascade device. According to an 
35 
example embodiment of the invention, the BS-cascade struc-
ture may be incorporated in a variety of types of switching 
power amplifiers. 
According to an example embodiment of the invention, 
there is a system for a power amplifier. The system may 40 
include a first common-source device having a first source, a 
first gate, a first drain, and a first body, where the first source 
is connected to the first body, and where the first gate is 
connected to an input port, and a second common-gate device 
having a second source, a second gate, a second drain, and a 45 
second body, where the second source is connected to the first 
drain, where the second source is further connected to the 
second body, and where the second drain is connected to an 
output port. 
According to another example embodiment of the inven- 50 
ti on, there is a method for a power amplifier. The method may 
include providing a first common-source device having a first 
source, a first gate, a first drain, and a first body, where the first 
gate is operative as an input port, and providing a second 
common-gate device having a second source, a second gate, a 55 
second drain, and a second body, where the second drain is 
operative as an output port. The method may further include 
connecting the first source to the first body, connecting the 
second source to the second body, and stacking the first com-
mon-source device and the second common-gate device by 60 
connecting the first drain to the second source. 
DETAILED DESCRIPTION OF THE INVENTION 
Example embodiments of the invention now will be 
described more fully hereinafter with reference to the accom-
panying drawings, in which some, but not all embodiments of 
the invention are shown. Indeed, these inventions may be 
embodied in many different forms and should not be con-
strued as limited to the embodiments set forth herein; rather, 
these embodiments are provided so that this disclosure will 
satisfy applicable legal requirements. Like numbers refer to 
like elements throughout. 
FIG. 1 illustrates a switching power amplifier (PA) system 
100 that may include an input port 101, an optional driver 
amplifier stage 102, one or more switching power amplifiers 
103, and an optional impedance transformation network 104, 
according to an example embodiment of the invention. 
According to an example embodiment of the invention, the 
driver amplifier stage 102 may receive an input such as a 
baseband signal or an RF signal from the input port 101, and 
may generate an output to drive the switching power amplifier 
103. As shown in FIG. 1, the switching power amplifier 103 
may be powered via a supply voltage port 106 (Vdd). The 
switching power amplifier 103 may then provide an amplified 
output signal to the impedance transformation network 104, 
which matches the output impedance of the power amplifier 
103 to a load impedance at the output port 105. According to 
an example embodiment of the invention, the load may be a 
switch, a multiplexer, a filter, an antenna, or yet another type 
ofload. According to an example embodiment of the inven-
tion, the load impedance may be 50 ohms. Where the load 
impedance is 50 ohms, the impedance transformation net-
work 104 may transform the output impedance of the switch-
ing power amplifier 103 to 50 ohms, according to an example 
embodiment of the invention. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Having thus described the invention in general terms, ref-
erence will now be made to the accompanying drawings, 
which are not necessarily drawn to scale, and wherein: 
FIG. 2 illustrates a schematic diagram of a CMOS cascade 
switching power amplifier system utilizing a BS (body-
source) cascade configuration, according to an example 
65 embodiment of the invention. As shown in FIG. 2, the power 
amplifier system 200 may include a BS-cascade switching 
amplifier 220 that is in communication with and an optional 
US 7,560,994 Bl 
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impedance transformation network 216. According to an 
example embodiment of the invention, the impedance trans-
formation network 216 may be a 1 :n transformer that is opera-
tive to match the output impedance of the switching power 
amplifier 220 to the load impedance (e.g., 50 ohms) of the 5 
output load 217 (Pout). 
Still referring to FIG. 2, the BS-cascade switching ampli-
fier 220 may be a CMOS BS-cascade switching amplifier that 
includes a first common-source device or transistor 202 (M1 ) 10 
having a first source 205, a first gate 204, a first drain 203, and 
4 
ing networks may convert DC energy to RF energy, perhaps at 
100% efficiency, according to an example embodiment of the 
invention. 
It will be appreciated that the transistors 202 (M1), 208 
(M2 ) may be metal oxide semiconductor field-effect transis-
tors (MOSFETs), according to an example embodiment of 
the invention. However, it will be appreciated that other field 
effect transistors FETs may likewise be utilized without 
departing from example embodiments of the invention. 
FIG. 3 illustrates a circuit diagram of a CMOS BS-cascade 
class-E power amplifier 300, according to an example 
embodiment of the invention. As shown in FIG. 3, a BS-
cascode amplifier configuration may be implemented using a 
first common-source transistor or device 302 (M1 ) and a 
a first body 206, according to an example embodiment of the 
invention. Likewise, the CMOS BS-cascade switching 
amplifier 220 may also include a second common-gate tran-
sistor or device 208 (M2 ) having a second source 211, a 
second gate 210, a second drain 209, and a second body 212, 
according to an example embodiment of the invention. 
15 second common-gate transistor or device 308 (M2 ), accord-
ing to an example embodiment of the invention. The first 
device 302 (M1) may include a first source 305, a first gate 
304, a first drain 303, and a first body 306, and the second 
device 308 (M2 ) may have a second source 311, a second gate 
According to an example embodiment of the invention, the 
first common-source device 202 (M1 ) may be connected in 
series with the second common-gate device 208 (M2 ) to 
reduce the voltage stress or burden that may otherwise be 
borne by a single device. According to an example embodi-
ment of the invention, the devices 202 (M1), 208 (M2 ) may be 
connected in series by connecting the first drain 203 of the 
first common-source device 202 (M1 ) to the second source 
211 of the second common-gate device 208 (M2). Addition-
ally, a body-source amplifier configuration may also be 
applied to the cascade switching amplifier 220 to reduce or 
minimize leakage current flow in order to increase the effi- 30 
ciency of the amplifier 220. With a body-source amplifier 
configuration in accordance with an example embodiment of 
the invention, the first source 205 may be connected to the 
first body 206 of the first common-source device 202 (M1), 
and the second source 211 may be connected to the second 35 
body 212 of the second common-gate device 208 (M2 ). Fur-
ther, the first source 205 of the first common-source device 
202 (M1 ) may be connected to ground (GND) while the 
second gate 207 of the second common-gate device 208 (M2 ) 
may be connected to a gate bias port 207 (V g). According to 40 
an example embodiment of the invention, an input port 201 
(Pin) may be provided at the first gate 201 of the first com-
mon-source device 202 (M1). 
20 310, a second drain 3 09, and a second body 312. According to 
an example embodiment of the invention, the first device 302 
(M1) may in series with the second device 308 (M2 ) by 
connecting the first drain 3 03 to the second source 311. Addi-
tionally, the BS-cascade amplifier configuration may be 
25 implemented by connecting the first source 305 to the first 
body 306 as well as the second source 31 to the second body 
312. 
Still referring to FIG, 2, an RF choke 213 may be provided 
between a power supply 214 (V dd) and the second drain 209 45 
of the second common-gate device 208 (M2 ). The RF choke 
213 may be operative to feed DC power to the drain 209. 
According to an example embodiment of the invention, the 
RF choke 213 may be selected to be large enough such that the 
current though the second drain 209 may be substantially 50 
constant. Additionally, an output port of the cascade switch-
ing amplifier 220 may be provided at the second drain 209 of 
the second common-gate device 208 (M2 ) and connected to a 
load network 215. According to an example embodiment of 
the invention, the load network 215 may be operative to 55 
perform a switching operation between the output port and an 
impedance transformation network 216. The structure of the 
load network 215 may be dependent on the characteristics 
(e.g., class-D, E, or F, etc.) of the switching power amplifier 
220. For example, Class-D, E, and F switching mode power 60 
amplifiers (PAs) may require the load networks to perform 
their own switching operations. In this case, Class-D PAs may 
require LCR resonators for their operation. Likewise, Class-E 
PAs may require one or more LCR branches, and class-F PAs 
may require several lumped elements to perform harmonic 65 
termination. In switching operation, one or more devices may 
be heavily overdriven, and the load networks acting as switch-
In FIG. 3, the common-source device 302 (M1 ) may have 
its source 305 connected to ground while the common-gate 
device 308 (M2 ) may have its gate 310 connected to a gate 
bias port 307. Furthermore, as shown in FIG. 3, the output 
port at the second drain of the second device 308 (M2 ) may be 
connected to a load network 315. According to an example 
embodiment of the invention, the load network 315 may be an 
L-C-R network that may be operative for class-E switching 
conditions. For example, a class-E load network 315 may 
comprise a series combination of a capacitive component 
316, an inductive component 317, and a resistive component 
318. According to an example embodiment of the invention, 
the components 316, 317, and 318 may be implemented using 
lumped components. 
FIG. 4 illustrates an equivalent circuit model of the BS-
cascode power amplifier of FIG. 3, according to an example 
embodiment of the invention. As shown in FIG. 4, the com-
mon-source device 302 (M1 ) may be represented as a switch 
401 having an OFF state and an ON state, according to an 
example embodiment of the invention. Likewise, the com-
mon-gate device 308 (M2 ) may be represented as a switch 404 
having an OFF state and an ON state, according to an example 
embodiment of the invention. According to an example 
embodiment of the invention, the ON-state resistance 402 
(r0 n 1 ) of common-source device 302 (M1 ) may be connected 
in series with the ON-state resistance 405 (r0 n 2 ) of common-
gate device 308 (M2). Still referring to FIG. 4, the output 
capacitance 403 of the common-source device 302 (M1 ) may 
be the sum of the drain-to-body capacitance Cdbl of device 
302 (M1) and the gate-to-source capacitance Cgs2 of device 
308 (M2 ). The output capacitance 403 may be connected in 
series with the output capacitance 406 of device 308 (M2), 
which may be the drain-to-body capacitance 406 (Cd62) of 
device 308 (M2 ). 
It will be appreciated that in some embodiments it may be 
desirable to reduce or eliminate the leakage current in the 
common-gate device 308 (M2 ) when the BS-cascade ampli-
fier is in the OFF state in order to increase the efficiency of the 
BS-cascade amplifier. According to an example embodiment 
of the invention, the leakage current of the common-gate 
US 7,560,994 Bl 
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device 308 (M2 ) may be reduced or eliminated by utilizing the 
BS-cascade amplifier configuration in accordance with an 
example embodiment of the invention, which places the 
source of the common-gate device 308 (M2 ) at a higher volt-
age than the gate voltage (VG) less the threshold voltage 
(V TH2) of the common-gate device 308 (M2). 
6 
source device 502 may be connected in series with the ON-
state resistance 605 (r0 n 2 ) of common-gate device 508. 
Still referring to FIG. 6, the output capacitance 603 of the 
common-source device 502 may be the sum of drain-to-body 
capacitance cdbl of device 502, the gate-to-source capaci-
tance Cgs2 of device 508, and the source- to-body capacitance 
C562 of device 508. The output capacitance 603 may be sepa-
rated from the output capacitance 606 of the common-gate 
10 device 508, which may be comprised of the drain-to-body 
capacitance (Cd62) of device 508, according to an example 
embodiment of the invention. 
More specifically, with the BS-cascade amplifier configu-
ration, the source to substrate capacitance C561 of device 302 
(M1) may be eliminated since the source of device 302 (M1 ) 
may be connected to the body of device 302 (M1). Accord-
ingly, the output capacitance 403 for the common-source 
device 302 (M1) may be reduced through the elimination of 
the source to substrate capacitance C561 . In this way, during an 
OFF state for the BS-cascade amplifier in FIG. 4, AC current 
flows through the series path defined by the output capaci- 15 
tances 403, 406, and places the source voltage Vs of common 
gate device 308 (M2 ) at a higher potential than the gate 
voltage VG less the threshold voltage V TH2 of device 308 (M2 ) 
(e.g., V G-V TH2). Thus, in the OFF state, the leakage current 
may be eliminated or reduced within the common-gate device 20 
308 (M2 ). According to an example embodiment of the inven-
tion, the elimination or reduction of the leakage current in the 
common-gate device 308 (M2 ) may be operative to improve 
the efficiency of the BS-cascade amplifier. 
According to an example embodiment of the invention, the 
source voltage of the common-gate device 508 may rise up to 
V G-V TH2 in an OFF state. Because the large voltage differ-
ence between drain and source of device 508, the device 508 
may be in the subthreshold/weak inversion region, leakage 
current may flow, thereby resulting in power loss. Accord-
ingly, to minimize this leakage current, a tuning inductor may 
be connected to the source of device 508 to increase the 
source voltage of device 508 and minimize the leakage cur-
rent. However, the design of the BG-cascade amplifier may 
require additional space to accommodate the design of the 
25 
tuning inductor. 
FIG. 5 illustrates a circuit diagram of the example CMOS 
body-ground (BG) cascade class-E power amplifier, accord-
ing to an example embodiment of the invention. In particular, 
the circuit diagram of FIG. 5 illustrates a BG-cascade ampli-
fier configuration that includes a first common-source device 30 
502 having a first source 505, a first gate 504, a first drain 503, 
and a first body 506, and a second common-gate device 508 
having a second source 511, a second gate 510, a second drain 
509, and a second body 512. According to an example 
embodiment of the invention, the common-source device 502 35 
may be connected in series with the common-gate device 508 
by connecting the first drain 503 to the second source 511. 
According to an example embodiment of the invention, the 
series connection of the common-source device 502 and the 
common-gate device 508 may reduce the voltage stress that 40 
would otherwise be borne by any one device. 
In FIG. 5, the BG-cascade amplifier configuration may 
include connecting both the first body 506 of the first com-
mon-source device 502 and the second body 512 of the com-
mon-gate device 508 to ground. According to an example 45 
embodiment of the invention, the gate 504 of the common-
source device 502 may be connected to an input port 501 (Pin) 
while the gate 510 of the common-gate device 508 may be 
connected to a gate bias port 507 (V g). According to an 
example embodiment of the invention, the output port of the 50 
BG-cascade amplifier may be provided at the second drain 
509 of the second common-gate device 508 and connected to 
a load network. According to an example embodiment of the 
invention, the load network may be comprised of L-C-R 
components, including a capacitive component 515 (Cs), an 55 
inductive component 516 (Ls), and a resistive element (RL), 
that are operative with class-E switching conditions. 
SIMULATION AND EXPERIMENTAL RESULTS 
FIG. 7 shows the simulated voltage waveforms at the drain 
and source of a common-gate device and gate-to-source volt-
age V Gs of the common-gate device for both BG-cascade and 
BS-cascade amplifiers, according to an example embodiment 
of the invention. Each of the cascade structure has a stack 
configuration of 0 .18-µm common-source and 0 .3 5-µm com-
mon-gate, according to an example embodiment of the inven-
tion. In the OFF state of a common-source device, the source 
voltage of the common-gate device in the BS-cascade ampli-
fier may be larger than that for a BG-cascade amplifier. 
According to an example embodiment of the invention, the 
source voltage of the common-gate device in the BG-cascade 
amplifier may increase due to charging output capacitor of 
common-gate device until the common-gate device goes into 
subthreshold region. The source voltage may rise to 
V G-V TH2 , according to an example embodiment of the inven-
tion. The threshold voltage, V TH' of 0.35-um device may be 
around 1 V when the body is grounded and source is around 
2.5 Vas shown in FIG. 7. According to an example embodi-
ment of the invention, the gate-to-source voltage V Gs of the 
common-gate device in BG-cascade may be V TH2 in OFF 
state of the common-source device, since voltage variation of 
the source of the common-gate device may is resulted from 
the leakage current flowing into large output capacitor of the 
common-source device and almost same. Though the leakage 
current is small, the power loss may be large because oflarge 
voltage difference between source and drain of the common-
gate device. On the other hand, the source voltage of the 
common-gate device in the BS-cascade may be increased in 
the OFF state of common-source device, since AC current 
still flows through series capacitor connection, Cd62 and 
FIG. 6 illustrates an equivalent circuit model of BG-cas-
cade class-E power amplifier, according to an example 
embodiment of the invention. As shown in FIG. 6, the com-
mon-source device 502 may be represented as a switch 601 
having an OFF state and an ON state, according to an example 
embodiment of the invention. Likewise, the common-gate 
device 508 may be represented as a switch 604 having an OFF 
state and an ON state, according to an example embodiment 
of the invention. According to an example embodiment of the 
invention, the ON-state resistance 602 (r0 n 1 ) of common-
60 Cgs2+Cdbl. Inan OFF state, due to the current flow, the source 
voltage of common-gate device M2 may exceed more than 
V G-V TH' as shown FIG. 7. In an OFF state of the common-
source device M v the gate-to-source voltage V Gs of the com-
mon-gate device M2 in the BS-cascade may be smaller than 
65 one in BG-cascade amplifier so that the subthreshold current 
of the BS-cascade may likewise be smaller than that in the 
BG-cascade amplifier. Additionally, the power loss for a BS-
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cascade amplifier may be minimized without adding an addi-
tional inductor, according to an example embodiment of the 
invention. 
Another aspect of a BS-cascade class-EPA may be a small 
composition of parasitic output capacitance. The output 
capacitance of the common-source device M1 in BS-cascade 
may be smaller than that in a BG-cascade, as shown in FIG. 4 
and FIG. 6. A small output capacitance can reduce power loss 
in an 0 FF state as described herein. Also, small output capaci-
tor of the common-source device M1 may reduce the transi- 10 
ti on time of the common-gate device M2 from an ON state to 
8 
are sized to operate with the load network in order to 
provide a Class-E switching condition. 
2. The system of claim 1, further comprising an impedance 
transformation network, wherein the load network is operable 
to provide a switching operation between the output port and 
the impedance transformation network. 
3. The system of claim 2, wherein impedance transforma-
tion network is connected between the load network and an 
output load. 
4. The system of claim 3, wherein the output load includes 
a switch, a multiplexer, a filter, or an antenna. 
5. The system of claim 1, wherein the input port is operable 
with a baseband signal or a radio frequency (RF) signal. 
an OFF state, and vice versa. Generally, to minimize power 
loss due to the ON-state resistance r0 m the device size may 
need to be increased until the parasitic capacitance seen from 
the drain of the common-gate device M2 can be incorporated 
into circuit with the required parallel capacitance for class-E 
switching condition. Since the effective capacitance from 
drain of the common-gate device M2 is series connection of 
15 
6. The system of claim 1, wherein during an OFF state of 
the first common-source device, AC current flows through the 
first output capacitance and the second output capacitance, 
thereby increasing a source voltage at the second source of the 
second common-gate device. C db2 and C gs2 +C db 1 , the total capacitance in BS-cascade may 
be smaller than that in BG-cascade. Therefore, a larger device 
may be used without increasing parasitic capacitance, 
according to an example embodiment of the invention. 
20 7. The system of claim 6, wherein the second common-gate 
device further includes a gate voltage and a threshold voltage, 
wherein the source voltage is greater than a difference 
between the gate voltage at the second gate and the threshold 
voltage of the second common-gate device, thereby minimiz-FIG. 8 illustrates example measured results for the opera-
tion of an example BS-cascade power amplifier in accordance 
with an embodiment of the invention. These measurement 
results illustrate the output power and the power added effi-
ciency of such an example power amplifier. As shown in FIG. 
25 ing leakage current flow in the power amplifier. 
8. A method for a power amplifier, comprising: 
8, the measured results meet the demand of the power ampli-
fier capability in the frequency range between 1700 
MHz-1950 MHz. An output power of30.5 dBm at 1.75 GHz 30 
and the corresponding power added efficiency 45% was 
obtained with a 3.3 V power supply. 
Many modifications and other embodiments of the inven-
tions set forth herein will come to mind to one skilled in the art 
to which these inventions pertain having the benefit of the 35 
teachings presented in the foregoing descriptions and the 
associated drawings. Therefore, it is to be understood that the 
inventions are not to be limited to the specific embodiments 
disclosed and that modifications and other embodiments are 
intended to be included within the scope of the appended 40 
claims. Although specific terms are employed herein, they are 
used in a generic and descriptive sense only and not for 
purposes of limitation. 
What is claimed is: 
1. A system for a power amplifier, comprising: 
a first common-source device having a first source, a first 
gate, a first drain, and a first body, wherein the first 
source is connected to the first body, and wherein the 
first gate is connected to an input port; 
a second common-gate device having a second source, a 
second gate, a second drain, and a second body, wherein 
the second source is connected to the first drain, wherein 
the second source is further connected to the second 
body, and wherein the second drain is connected to an 
output port, wherein the first common-source device 
provides a first output capacitance defined by the sum of 
45 
50 
55 
a gate-to-source capacitance of the second common-
gate device and a drain-to-body capacitance of the first 
common-source device, and wherein the second com- 60 
man-gate device provides a second output capacitance 
defined by a drain-to-body capacitance of the second 
common-gate device; and 
a load network connected to the output port, wherein the 
load network comprises a series combination of a 65 
capacitor, an inductor, and a resistor, wherein the first 
output capacitance and the second output capacitance 
providing a first common-source device having a first 
source, a first gate, a first drain, and a first body, wherein 
the first gate is operative as an input port; 
providing a second common-gate device having a second 
source, a second gate, a second drain, and a second body, 
wherein the second drain is operative as an output port, 
wherein the first common-source device provides a first 
output capacitance defined by the sum of a gate-to-
source capacitance of the second common-gate device 
and a drain-to-body capacitance of the first common-
source device, and wherein the second common-gate 
device provides a second output capacitance defined by 
a drain-to-body capacitance of the second common-gate 
device; and; 
connecting the first source to the first body; 
connecting the second source to the second body; and 
stacking the first common-source device and the second 
common-gate device by connecting the first drain to the 
second source; and 
connecting a load network to the output port, wherein the 
load network comprises a series combination of a 
capacitor, an inductor, and a resistor, wherein the first 
output capacitance and the second output capacitance 
are sized to operate with the load network in order to 
provide a Class-E switching condition. 
9. The method of claim 8, wherein the load network is 
operable to provide a switching operation between the output 
port and an impedance transformation network. 
10. The method of claim 9, further comprising connecting 
the impedance transformation network between the load net-
work and an output load. 
11. The method of claim 10, wherein the output load 
includes a switch, a multiplexer, a filter, or an antenna. 
12. The method of claim 8, wherein the input port is oper-
able with a baseband signal or a radio frequency (RF) signal. 
13. The method of claim 8, wherein during an OFF state of 
the first common-source device, AC current flows through the 
first output capacitance and the second output capacitance, 
thereby increasing a source voltage at the second source of the 
second common-gate device. 
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14. The method of claim 13, wherein second common-gate 
device further includes a gate voltage at the second gate and a 
threshold voltage for the second common-gate device, 
wherein the source voltage is greater than a difference 
between the gate voltage and the threshold voltage, thereby 
minimizing leakage current flow in the power amplifier. 
15. The system of claim 1, wherein the first source is 
further connected to ground, and wherein to provide the 
Class-E switching condition, the first output capacitance and 
the second output capacitance are of the appropriate size such 
10 
that no external capacitor is needed between the output port 
and ground. 
16. The method of claim 8, wherein the first source is 
further connected to ground, and wherein to provide the 
Class-E switching condition, the first output capacitance and 
the second output capacitance are of the appropriate size such 
that no external capacitor is needed between the output port 
and ground. 
* * * * * 
